Introduction
It is widely accepted that surface p-channel transistors with p+ polysilicon gates will be required to avoid short-channel effects in CMOS technologies with gate lengths near or below 0.5 |xm. These devices have typically been formed by doping the gates with the source/drain implants. Unfortunately, this approach leads to an undesirable compromise between the formation of very shallow source and drain junctions and the establishment of degenerate doping at the polysilicon/gate oxide interface, which is required to avoid polysilicon depletion and consequent reduced current sourcing in MOSFETs [1] . To avoid this compromise while still providing a surface pMOSFET the gate polysilicon could be heavily doped with boron during deposition. The gates of the n-channel transistors could then be converted to n-type by heavy phosphorus implantation prior to patterning [2] . Alternatively, p+ polysilicon gates could be used for both n-and p-channel transistors [3] . In Fig. 1 High-frequency and quasi-static C-V curves for p+ gated capacitor. (Fig. 2) . This may be due to the release of hydrogen ions from the p+ gate as proposed in [5] . (Fig. 3) . (Fig. 4) 
